Results 1 to 3 of 3

Thread: TSMC 5nm will improve logic density by 1.8X over 7nm

  1. #1
    HEXUS.admin
    Join Date
    Apr 2005
    Posts
    31,709
    Thanks
    0
    Thanked
    2,073 times in 719 posts

    TSMC 5nm will improve logic density by 1.8X over 7nm

    And 5nm entered risk production in Q1 2019, volume production expected in H1 2020.
    Read more.

  2. #2
    root Member DanceswithUnix's Avatar
    Join Date
    Jan 2006
    Location
    In the middle of a core dump
    Posts
    12,986
    Thanks
    781
    Thanked
    1,588 times in 1,343 posts
    • DanceswithUnix's system
      • Motherboard:
      • Asus X470-PRO
      • CPU:
      • 5900X
      • Memory:
      • 32GB 3200MHz ECC
      • Storage:
      • 2TB Linux, 2TB Games (Win 10)
      • Graphics card(s):
      • Asus Strix RX Vega 56
      • PSU:
      • 650W Corsair TX
      • Case:
      • Antec 300
      • Operating System:
      • Fedora 39 + Win 10 Pro 64 (yuk)
      • Monitor(s):
      • Benq XL2730Z 1440p + Iiyama 27" 1440p
      • Internet:
      • Zen 900Mb/900Mb (CityFibre FttP)

    Re: TSMC 5nm will improve logic density by 1.8X over 7nm

    Interesting, that is almost the doubling that we used to get with traditional full node changes like 7nm to 5nm.

    It is double edged though, probably the same power requirement but burning in half the area, I already wonder how they cool the hotspots on modern chips.

  3. #3
    Senior Member
    Join Date
    Aug 2003
    Location
    Wonderful Warwick!
    Posts
    3,919
    Thanks
    4
    Thanked
    183 times in 153 posts

    Re: TSMC 5nm will improve logic density by 1.8X over 7nm

    Quote Originally Posted by DanceswithUnix View Post
    Interesting, that is almost the doubling that we used to get with traditional full node changes like 7nm to 5nm.

    It is double edged though, probably the same power requirement but burning in half the area, I already wonder how they cool the hotspots on modern chips.
    Can remember last year reading somewhere that modern chip design is as much about cooling certain chip areas with clever design as it is with brute force. Also *think* it referred to Intels issues as they weren't as good at this smart design as other companies thus their lack of die size innovations stalling and they have had to go back to finding alternative ways of designing their stuff moving forward
    Old puter - still good enuff till I save some pennies!

Thread Information

Users Browsing this Thread

There are currently 1 users browsing this thread. (0 members and 1 guests)

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •