Read more.Meanwhile TSMC unveils its 6-nanometer process.
Read more.Meanwhile TSMC unveils its 6-nanometer process.
Meanwhile Intel's on 14nm ++++-+-+-++++-+++- V4.6
Half dev, Half doge. Some say DevDoge
Feel free to message me if you find any bugs or have any suggestions.
If you need me urgently, PM me
If something is/was broke it was probably me. ¯\_(ツ)_/¯
Supposedly the issues with 10nm were issues that Intel needed to get answers for before they could move on to 7 or 5, because those issues would be the same moving forwards until fixed.
10nm basically is in the bin, they make almost nothing with it and everything they do make is underachieving.
I think their biggest issue is using the original methods for 14nm to make 10nm and having to use many many masks to get the 10nm pitch. I think they have to jump on the EUV gravy train, they are no longer a market leader and a laughing stock in regards to silicon development.
They rested on their laurels too long and now their ass is being bitten like crazy.
EUV has some really big technical challenges to overcome to make it production ready. It's quite possible that Intel, unwilling to invest, develop and resting on their market dominance, let their best engineers who were the most forward thinking and interested in new tech disappear off to other companies. Now those other companies have EUV capability and Intel has lost the people with the drive, passion and knowledge to make it viable.
IIRC it's sort of a bit of both, they basically tried jumping forward in fab processing tech instead of introducing changes slowly and giving themselves a chance to work on any teething issues, between using cobalt for interconnects and more extensive use of EUV they struggled to get everything working right, wikichip fuse did a right up on Intel's 2017 IEDM presentation if you fancy geeking out on the details but suffice to say Intel simply tried doing too much too quickly.
There are currently 1 users browsing this thread. (0 members and 1 guests)